Lowering both the threshold voltage (Vth) and subthreshold swing (S) at the same time is essentially required for O.1pm and below O.lym MOSFETs with low supply voltage. In this paper, we discuss a temperature scaling concept of MOSFET and the device characteristics of the fabricated 77K MOSFETs. In the temperature scaling concept, the physical quantities relating to potential are scaled with operation temperature, while the dimensional quantities are constant. The distribution of mobile carrier concentration are kept constant. In order to design O.1pm MOSFET with low supply voltage, we proposed the temperature-dimension combination scaling theory (CST). The 77K MOSFET with supply voltage of 1-V has been designed from a 300K parent device on the basis of the combination scaling theory. The fabricated 77K-CST 0.18pm MOSFET has exhibited fully scaled characteristics. The subthreshold swing (S) and the threshold voltage (Vth) of this device is achieved to be 27mV/dec and 0.21V without degradation of S and Vth due to the short-channel-effects degradation.
INTRODUCTION
In O.1prn and below 0.1pm MOSFET era, low-voltage operation (-1V) is essentially required in order to avoid high-electric-field degradation as well as to achieve low power dissipation. The threshold voltage Orth) and subthreshold swing (S) should be both scaled down with the reduced supply voltage (VDD). Simple requirement is that Vm is greater than (5) (6) xS for a sufficient onloff current ratio, and Vth is less than 0.2xVDD for high-speed performance, i.e. Vth for 1-V operation is needed to be -0.2V. Furthermore, degradation of Vth and S due to the short channel effects (SCE) should be substantially suppressed. The scaling rule has been a guiding principle for miniaturizing the device dimension^. '^^) However, at room temperature, scaling of Vth and S for low VDD is hardly attainable in simple planer type O.1pm MOSFETs. The reasons are (1) unscaled S of 60-80mV/dec at room temperature, (2) contradictory requirement for substrate doping: low doping density for low Vth and high density for suppression of short channel effects, and (3) unscalable parameter of built-in potential (@bi) of pn j~nction.~) Low temperature (LT) operation is promising for high-speed MOSFET circuits because of higher transconductance and low wiring resistance:-lo)
The significance of LT-MOSFET should be re-recognized as its steep subthreshold swing (S) of S-20mV/dec at 77K. However, lowering Vth is still hardly achieved because of the contradictory requirement for substrate doping and the unscaled +bi.
Although 77K O.1pm MOSFETs with low VDD have been developed, scaling V,,, and S with the SCE suppression has not been fully addressed.
We have proposed the temperature scaling theory (TST) as a design concept of 77K MOSFET with low supply voltage.' '-14) Article published online by EDP Sciences and available at http://dx.doi.org/10.1051/jp4:1994601 Simulation and experimental results have shown that Vth, S, and the SCE degradation of 77K-TST device are all scaled down to 77W300K-114, as compared with those of 300K device.15-17) For miniaturizing 77K MOSFET down to O.1pm regime, we have also proposed the temperaturedimension combination scaling theory (csT).~','~) The fabricated 77K-CST devices have exhibited no SCE degradation of S and V* at the channel length down to 0 . 1 8~m . '~'~~)
In this paper, we discuss the temperatyre scaling concept and the device characteristics of fabricated 77K MOSFETs designed based on the temperature scaling theory (TST) and the temperature-dimension .combination scaling theory (CST).
TEMPERATURE SCALING CONCEPT

Temperature scaling theory (TST)
We have clearly recognized that there are three essential factors in the scaling concept: the scaling quantity, the fundamental equation, and the conservative quantity. As listed in Table 1 , in the conventional dimensional scaling, the scaling quantity is dimension and the fundamental equation is Poisson's equation. On the other hand, in the temperature scaling, the scaling quantity is temperature and the fundamental equation is Fermi-Dirac distribution function as discussed in this section in detail. Therefore, the Table 1 . Three essentials in the scaling concept dimensional and the temperature scaling concepts are fundamentally independent of each other. Figure 1 shows the relation between the temperature and the conventional scalings schematically.
The temperature scaling are derived as f o l l o~s :~~~'~) At first, we recognized the FermiDirac distribution function as a basis for considering the temperature scaling. The FermiDirac distribution function f is where f is the probability and $f the quasi Fermi potential.
From eq. (I), one can see the probability f is determined by the ratio of the potential to the thermal voltage kTlq. In other words, f will not change if the potential is varied in proportion to the temperature. For a MOSFET, since the boundary condition of the mobile carrier is nearly independent of temperature, the distribution of the mobile carrier will be maintained constant.
Therefore, the current voltage characteristics will be scaled down if the potential is reduced in proportion to the operation temperature. Although the holes in the bulk region are partly frozen out at 77K, the acceptors in the surface depletion region are completely ionized at 300K and 77K due to the band bending. The electrons in the degenerately doped source and drain region are not frozen out. Therefore, freeze-out effect in the bulk does not The relation between the temperature, the dimensional, and combination scalings.
affect the enhancement MOSFET characteristics?)
We have introduced the temperature scaling factor1'>l4) defined as where T' is the new temperature, e.g., T=300K and T1=77K, then 8=300W77K-4.
The new supply voltage (VDD) should be VDD'=VPD/8. In order to maintain the width of the depletion layer at the pn junction, the substrate doping concentration (NA) should be decreased by 0. The potential barrier of the p n junction can be scaled down by adding the forward substrate bias (Vsb), where VFB is the flat-band voltage, e, the permittivity of vacuum, E the relative permittivity of silicon. VFB+2$F is nearly 0 V for n+-poiy-Si gate NMOSFET and p+-poly-Si gate PMOSFET. The third term of eq. (4) IEEE ED-31, 452, (1984) . 
temperature scaling theory (TST) is related to the operation temperature, which gives a quantitative relationship between the temperature and device parameters. Since the physical quantities relating to potential is scaled with the temperature, the mobile carrier concentration is maintained constant. In the temperature scaling concept, the scaling quantity is temperature, the fundamental equation is Fermi-Dirac distribution function, and the conservative quantity is the mobile carrier distribution. It can be concluded that the temperature and the conventional scaling concepts relating to device dimension are independent of each other as summarized in Table 1 and Fig. 1 .
We have developed the 2-dimensional and 3-dimensional device simulation program (COLD2 and COLD3 (a Computer simulation program for Low temperature operated Devices in 2 or 3 dimensions) which can be used for the analysis of low temperature MOSFETS.") Figure 2 shows simulated ID vs. (VG-VthO) curves calculated by COLD2. The simulation is performed for an n-channel MOSFET. The .25V, VSb=0.75V, and Vtho=1.3V. The upper and lower axes of the abscissa correspond to 300K and 77K, respectively. VthO is the threshold voltage for 2.68pm channel length. In the calculation, the value of electron mobility were taken to be constant, i.e., 1500 and 3000cm2#sec at 300K and 77K, respectively. upper and lower voltage axes of abscissa correspond to 300K and 77K, respectively. I-V curves of 300K and 77K devices are clearly overlapped, i.e., I-V curves of 77K devices are scaled down with the operation temperature. Figure 3 shows the electron distribution at P (300K, VDS=VG-VthO =1V) and P' (77K, VDs=VG-Vtho=0.25V) for 0.54ym MOSFET, where V, , is the drain-source voltage. It can be confirmed that the distribution of electron concentration is kept constant. The results of Fig.  2 means that the subthreshold swing S and threshold voltage Vth is scaled down with the temperature.
Furthermore, we have confirmed by the three dimensional simulation (COLD3) that the Vth roll-off and variation of the subthreshold swing S due to the small size effects are also scaled down under the temperature scaling t h e~r~. '~, '~) 
Temperature-Dimension Combination
Scaling Theory (CST) Table 2 summarizes the scaling factors of important physical quantities of the temperature scaling theory together with the conventional dimension scaling theory. Circuit performances such as drain current, delay time and power dissipation are also listed. In deep submicron MOSFET, since the electrons flow with the saturation velocity (vJ, drain current is given by IDS=kvsW(VG-Vth)VDS. In the temperature scaling regime, the gate delay time (td) under the velocity saturated case becomes smaller by a factor 1/0,=0.75 in spite of the decrease of the supply voltage. Power dissipation of CMOS logic circuit is decreased by a factor of l/€12.
It is noted that the dimensional quantities are not scaled in the temperature scaling theory. In order to design 77K ultrasmall devices, the dimensional scaling concept should be introduced into the temperature scaling concept. Since the temperature and the conventional dimension scaGng concept are fundamentally independent of each other, the temperature-dimension combination scaling theory (CST) can be derived by combining the scaling factors of the temperature and the dimension scaling factors as listed in the right column of Table 2 . In Table 2 , the generalized dimension scaling theoryz2) (DST) is listed; h is the dimensional scaling factor and K is the voltage scaling factor. K=?L corresponds to the constant electric-field scaling1) and ~= 1 corresponds to the constant voltage scaling.
As shown in Fig. 1,77K O.1pm MOSFET can be designed from a 300K device with the combination scaling theory. If the 300K parent device has no degradation of V,, and S due to the short channel effects (SCE), the 77K CST device is expected to have no SCE degradation. We have already shown by COLD3 that 77K device can be miniaturized to O.1pm channel length without SCE degradation using CST.'~)
DEVICE CHARACTERISTICS OF FABRICATED 77K TST MOSFET
In this section, we discuss the fabrication and the measured characteristics of 77K MOSFET's designed only with the temperature scaling theory (TST).'~,'~)
The device parameters of 77K-TST MOSFET's are designed based on those of 300K devices as listed in Table 3 . N+-poly-Si gate nchannel MOSFET's with the arsenic-doped single-drain structure were fabricated. As' ion was implanted at 120KeV and the implantation dose was 2~1 0~~c m -~.
After the implantation of As' ion, furnace annealing was carried out at 900°C for 30min to activate the implanted impurities. The source and drain pn junction depths were estimated to be 0.3ym from SUPREM-I11 (Stanford University Process Engineering Model) simulation. The supply voltages for 300K and 77K were designed to be 4V and lV, respectively. The channel width (W) was 50km. Here, it is noted that the substrate doping concentration (NA), the gate oxide thickness (T,) and the junction depth (x.) are kept constant with shrinking channel length (L), i.e., only the temperature scaling is applied in Table 4 .
Measured Device characteristics of 300K and 77K-TST devices (Le,+=0.3pm). Table 4 . Figure 4 shows the measured drain current (I,,) as a function of the gate voltage (VG) for 300K and 77K-TST devices. The channel lengths are 0 . 8~m and 0.3p.m. The upper and lower axes of the abscissa correspond to the gate voltages for 300K and 77K-TST devices, respectively. The forward substrate bias ( V , ) for 300K devices is OV, whereas Vsb for 77K devices is +0.7V according to TST. The subthreshold slopes are found to agree well with each other, i.e., S and Vth of 77K-TST devices are scaled down to I/€)(-1/4) as compared with those of 300K devices. Figure 5 shows the normalized transconductance (Gm/W*Cox) as a function of effective channel length (Leff). Cox is the gate oxide capacitance. G , is defined as IDsS/VG, where IDSS is saturation drain current at VG=VDs=4V for 300K devices and VG=VDs=lV for 77K devices. The saturation drain current IDSS is found to be 12.8mA for a 0.3ym 300K device (300K) is 112.7, which is slightly higher than 1/3(=0JO) predicted by TST. 8, is the improvement factor of saturation velocity (vJ; 0,=vs(77K)/vs(300K).
The measured low-field mobility of the longchannel 77K-TST devices is found to be about 5 times larger than that of the 300K devices. This improvement is considered to be due to both the low operation temperature and the use of low doping-concentration substrate for the 77K-TST devices. Gm/W*Cox for 77K devices is improved by a factor of 1.5 as compared with that for 300K devices. Although Gm/W*C, for a 0.2pm 77K-TST device reaches 7.4x10~rn/s, Gm/W*Cox does not reach complete saturation. Consequently, the great improvement of Gm/W*COx for the 77K-TST devices is considered to be due to the increases in both drift mobility and saturation velocity. The subthreshold swing shift (AS) and the threshold voltage roll-off (AVth) due to shortchannel effects are shown in Figs. 6(a) and 6(b) , respectively. In these cases, the dimensional scaling is not applied; the substrate doping concentration and the gate oxide thickness are not changed when the channel length is decreased. S and Vth of 77K-TST devices are scaled down to 1/0(=1/4) at any channel length as predicted by TST. It is also found that AS and AVth are nearly scaled down to 1/0(-114). Consequently, we have experimentally confirmed that the 77K-TST devices have the scaled characteristics of S, V,,, AS and AV,,,.
I Only TST 1 Fig. 6(a) .
Measured subthreshold swing as a function of effective channel length (Leff). 
Fig. 6(b).
Measured threshold voltage as a function of effective channel length (LCff). 
DEVICE CHARACTERISTICS OF FABRICATED 77K CST MOSFET
In this section, we discuss the fabrication and the measured characteristics of 77K MOSFET's designed with the temperature-dimension combination scaling theory (csT).'~,'~) Table 5 lists the device parameters. We first designed the 300K device to have Vth=0.8V and to have no short-channel-effect (SCE) degradation at channel length down to 0.8pm: the gate oxide thickness and the substrate doping concentration were 25nm and 4.5~10'~cm-~, respectively. The supply voltage (VDD) of 300K device is chosen to be 4V for simplicity. Then, two types of 77K-CST devices, #I and #2, were designed from the 300K-parent device. The temperature scaling factor is 0=4, the dimensional scaling factor (A) is chosen to be h=2 for device #I, and h=8 for device #2. The voltage scaling factor ~= 1 is adopted in this work for simple verification of CST. VDD of CST devices is scaled down by 1/0~=1/4, i.e., VDD=lV. The forward substrate bias is designed to be Vsb(77K)-0.8V using Vsb(300K)=OV, $bi(300K)-0.9V, and $bi(77K)-1.1V in eq. (3). The threshold voltage Vth for 77K-CST devices is predicted to be scaled down by 110 of that of 300K devices, Le., Vth=0.2V.
No SCE degradation is expected to be observed at channel length down to 0.4ym for 77K-CST device #1, and O.1pm for CST #2. The junction depth of all devices are chosen to be as shallow as possible in order to clearly evaluate SCE degradation. The channel length were 50pm.
N+-poly-silicon gate n-channel MOSFETs were fabricated with a single-drain structure. As' ion was implanted at 40kV and the implantation dose was 2~1 0~~c m -~. The annealing for activation was carried out at 900°C for 30min. The junction depth was estimated to be O.lym from SUPREM-I11 simulation. Figure 7 shows the measured subthreshold characteristics of the 300K-parent device and the 77K-CST device(#2), respectively. The sourcedrain voltages (VDs) is 0.4V for the 300K device and 0.1V for the 77K-CST device(#2). The gate voltage axis for 77K device is scaled by a factor of 0-4. The measured effective channel length (Leff) of 300K device is 0.88pm, and that of 77K-CST device (#2) [ c L~I (~) Tax [nml ~~[ c m -~] v, , [VI vst, [vl (a) bin : designed minimum effective channel length without short-channel-effect degradation. As predicted by the combination scaling theory (CST), the 77K-CST devices #1 and #2 exhibit the SCE-free characteristics down to Leff=0.38ym and 0.18ym, respectively. It is confirmed that steep S (27mVldec) and low Vth (0.21V) for 1-V operation are obtained without the SCE degradation at Leff down to 0.18pm using CST. In this paper, we have demonstrated the nMOSFET characteristics. Enhancement type pMOSFET with p+-poly-Si gate can be designed according to the same manner; The dual-gate CMOS can be designed according to the combination scaling.
Recently, operation of sub-50nm MOSFETs with a supply voltage below 1.5V at room temperature has been reported.%) This report shows that MOSFET can be miniaturized below 50nm. However, Vth has not been sufficiently controlled to be as low as 0.2-0.3V, which is needed for high current drivability with the low supply voltage. As described in this paper, based on the temperature-dimension combination scaling, Vth, S, AVth and AS are scaled down to be adapted to the low-supply-voltage operation. Sub-O.lym MOSFET circuit with high speed performance is considered to be designed based on the temperature scaling concept.
A promising application of the lowtemperature MOSFET is for super engineering workstation.
Although a compact cooling machine with cooling capacity of 250W (77K) and efficiency of 8% has been available, the efficiency should be further improved. The new packaging technology as well as the improvement of the efficiency are the most important key issues for the real application of the lowtemperature MOSFETs. 
SUMMARY
We have proposed a temperature scaling concept for O.1pm and below O.lpm MOSFET. The temperature scaling theory is derived from the Fermi-Dirac distribution function and the distribution of mobile carrier concentration is maintained unchanged. In the temperature scaling concept, dimensional quantities are not scaled. 'In order to design O.1pm devices, the temperaturedimension combination scaling theory has been proposed. We have designed and fabricated 77K MOSFET with supply voltage of 1-V on the basis of the combination scaling theory. The subthreshold swing (S) and the threshold voltage (Vth) of the 77K 0.18pm MOSFET with 1-V supply voltage are both scaled down to 114 (-77W300K) of those of the 300K 0.88pm device with 4-V supply. The 77K MOSFETs exhibit no degradation of S and Vth at the channel length down to 0.18pm. The temperature-dimension combination scaling theory gives a design principle for high-performance 77K O.1pm MOSFETs with 1-V supply voltage.
